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The ultimate non-volatile nonvolatile memory (NVM) devices require 
characteristics such as high density, fast write and read speed, low power consumption, 
high endurance and long data retention.  Currently, Flash memory dominates the NVM 
market owning to its high density and low fabrication cost.  However, Flash memory 
suffers from high operational voltage, low endurance and slow switching speed.  
Moreover, Flash memory faces physical limitation of scaling down.  Thus, there is 
increasing demand for new NVM which can replace Flash memory in the future.  
Recently, Resistive Random Access Memory (RRAM) attracts more and more attention.  
It is a potential candidate for next generation NVM due to its superior performance. 
In this work, we focus on the study of TaOx-based RRAM.  Devices with the 
structure of Pt/TaOx/Pt were fabricated and measured.  Extensive electrical 
characterization was carried out, including I-V characteristic, distribution of 
programming voltages, uniformity of resistance and retention.  Also, the conduction 
mechanism was investigated by analyzing the relationship between resistance and active 
area at low resistance state (LRS).  The performance of the devices is compared with 
other reports. 
In order to assess the multi-bit storage capability of TaOx-based RRAM, the 
multilevel programming capability testing was carried out on the Pt/TaOx/Pt devices.  
Researchers normally use different amplitudes of compliance current and different stop 
voltages in set and reset process respectively to achieve multiple resistances.  These 
methods were performed on the Pt/TaOx/Pt devices and multilevel resistances were 
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observed.  Furthermore, a new method was proposed and demonstrated.  By using 
multiple short pulses in the reset process, multilevel resistances phenomenon was 
observed and numbers of resistance levels could be manipulated.  Results reveal that 
multiple levels of resistance are stable and repeatable.  RRAM with the structure of 
Pt/TaOx/Pt has the potential for multi-bit storage application. 
In previous studies of TaOx-based RRAM, Pt was often used as one or both of the 
electrodes.  In earlier experiments it is observed that the problem of poor adhesion 
between Pt and TaOx caused significant reduction of the yield.  Difficulties pertaining to 
the dry-etching of Pt and the poor adhesion of Pt on dielectrics make it unsuitable for 
process integration.  Therefore, high performance TaOx-based RRAM using other 
materials that could be more easily integrated as electrodes should be explored.  We 
successfully found a novel high performance Cr/TaOx/Al RRAM with Cr and Al as top 
electrode (TE) and bottom electrode (BE), respectively.  Cr and Al can be more easily 
integrated due to availability of dry etching processes and their better adhesion on 
common dielectrics, as compared to Pt.  In addition, the devices with this structure show 
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1.1 Overview for Non-volatile Memory Technology 
Non-volatile memory (NVM) functionality refers to the ability of an electronic 
system to retain the stored information even when the power of the system is switched off 
[1.1].  NVM plays a very important role in data storage due to the ubiquitous presence of 
portable devices such as digital still cameras, MP3 players, computers and iPhones [1.2]. 
In the last two decades, Flash memory has dominated the NVM market due to 
merits such as ultra-low cost and excellent reliability.  The memory density of NAND 
Flash has been keeping increasing over the past years [1.3], [1.4].  However, the scaling 
of conventional floating-gate Flash memory is limited by the thickness of the tunneling 
oxide [1.2].  In addition, the reliability and data retention issues will also be challenges as 
scaling down continues [1.1], [1.5]-[1.7].  Scaling down of Flash memory technology is 
expected to reach its physical limit in the near future [1.8]. 
Solutions include shifting from the floating-gate configuration to poly-Silicon-
Oxide-Nitride-Oxide-Silicon (SONOS) type Flash memory [1.9], [1.10] and using 3-
dimensional (3D) structural configurations to increase memory density [1.11].  SONOS 
type Flash memory has the merits of lower programming voltages (Vp), higher endurance, 
longer retention, and smaller size compared with floating-gate Flash memory [1.9], [1.10].  
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The 3D Flash memory technology is receiving interest due to its potential for high 
density NVM application [1.11].  However, since Flash memory works by storing charge 
in the charge trapping layer, as the dimension of memory is scaled down to nanoscale, the 
number of electrons that can be stored becomes limited [1.6].  Also, problem of 
multilevel storage failure caused by loss of stored electrons is severe for small size Flash 
memory devices [1.6].  Besides, high programming voltages and slow programming 
speed (tp) make Flash memory unsuitable for future ultra-small NVM application.  
Therefore, in order to continuously increase the density of memory devices, novel NVM 
which can overcome the scaling problems of Flash memory is needed. 
As the ultimate NVM to replace Flash memory in the future, it should display the 
characteristics of high density, low cost, fast programming and read speed, low energy 
consumption, high endurance and long retention [1.12].  Although Flash memory is 
presently still the prominent NVM, many other NVM technologies at different levels of 
maturities are considered as potential candidates to replace Flash memory in the future, 
including Magnetoresistive Random Access Memory (MRAM), Ferroelectric Random 
Access Memory (FeRAM), Phase-Change Random Access Memory (PCRAM), and 
Resistive Random Access Memory (RRAM).  Each memory technology has its 
advantages as well as disadvantages. 
MRAM exhibits advantages in terms of fast programming speed, high endurance, 
and compatibility with complementary-metal-oxide-semiconductor (CMOS) technology 
Error! Reference source not found.-Error! Reference source not found..  However, 
the resistance difference between “ON” and “OFF” states is smaller than many other 
NVM technologies and it will result in impediment of multilevel storage [1.1], Error! 
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Reference source not found..  Moreover, programming of MRAM requires high energy 
[1.8].  This requires the device to have a long width in order to accommodate such high 
current, resulting in increased size of devices.  All these issues must be resolved before 
MRAM can seriously challenge Flash memory.  FeRAM has the attributes of fast 
programming speed, low programming voltage and power, and direct integration with 
CMOS [1.16]-Error! Reference source not found..  On the other hand, the loss of 
polarization over time as well as with scaling are critical problems of FeRAM [1.17].  
PCRAM has the advantages of very fast programming speed, high endurance, low cost, 
as well as superior scalability [1.20]-[1.24].  However, the high programming current 
induced write power consumption is the biggest drawback of PCRAM [1.22]. 
 
Table 1.1.  Comparison of key parameters of for competing NVM technologies, where F is the 







MRAM FeRAM PCRAM RRAM 
Feature size, 
F (nm) 
90 22 130 180 45 <65 







35 ns 65 ns 100 ns < 1 ns 
Retention 
(year) 
> 10 > 10 > 10 > 10 > 10 > 10 
Endurance 1×105 1×104 > 3×1016 1×1014 1×109 1×1012 
Programming 
voltage (V) 
10 15 1.8 1.3-3.3 3 < 0.5 
Multi-bit 
storage 
Yes Yes No No Yes Yes 
Scalability Fair Fair Fair Poor Good Good 
3D 
integration 





RRAM is a promising emerging NVM technology which is based on electrically 
switchable resistance [1.12].  It is attracting more and more attention in recent years due 
to its simple structure, ultra-fast programming speed, low power consumption, good 
scalability and CMOS compatibility, [1.12], [1.25]-[1.29].  It is considered to be the 
preferred NVM technology for sub 2X-nm generations [1.26].  As shown in Table 1.1, 
RRAM demonstrates superior performance over the other NVM technologies and it has 
the potential for high-speed and low-power NVM operations [1.26].  However, the 
research of RRAM is immature compared with the aforementioned NVM technologies 
and the switching mechanism is still under debate [1.29].  Besides, high operating current 
and poor uniformity of resistances are the main issues faced by RRAM.  Hence, there is 
room for further research and improvement.  The requirements for RRAM to meet 
today’s high-density NVM circuit design are summarized in Table 1.2 [1.12]. 
 
Table 1.2.  Requirements of RRAM cells for today’s high-density NVM application, where Vp is 
the programming voltage and tp is programming time, respectively. 















1.2 Resistive Random Access Memory Technology 
1.2.1 Resistive Random Access Memory Device Structure and 
Switching Materials 
A RRAM device consists of a top electrode (TE), a bottom electrode (BE), and a 
switching layer (insulator) sandwiched between them, as shown in Fig 1.1 (a) [1.26].  The 
simple capacitor-like metal-insulator-metal (MIM) structure can be made using a simple 
fabrication process [1.12], [1.26].  If many memory cells are organized in an array, the 
metal lines connecting the rows and columns of the array are called word lines and bit 
lines, respectively.  This is illustrated in Fig. 1.1 (b) [1.12].  The switching materials used 
for the switching layer can be generally classified into four groups: multinary oxides 
(perovskite oxides), binary oxides, organic compounds and other compounds [1.27], 
[1.28].  In recent years, binary oxides have become the dominant switching materials due 
to simple composition and good performance exhibited by the RRAM devices made from 
such oxides [1.29], [1.30].  Many binary oxides can be utilized for Resistive Switching 
(RS) application, including HfOx, TiOx, WOx, CuOx, NiOx, AlOx, TaOx, SiOx, ZrOx, FeOx 
and NbOx [1.26].  The materials used for TE or BE are generally metals.  However, in 





Fig. 1.1.  (a) Schematic of structure of a RRAM device with a top electrode, a bottom electrode 
and a switching layer sandwiched between them.  (b) Diagram of a cross-point RRAM structure 
in array.  Word lines and bit lines are used to select a device to write or read data. 
 
1.2.2 Resistive Random Access Memory Working Principle and 
Switching Modes 
 In most cases, the as-fabricated devices are at high resistance state (HRS) with a 
high initial resistance [1.26], [1.32].  RS in RRAM involves both electronic and 
electrochemical effects [1.26].  Before repeatable RS can be observed, a soft breakdown 
process is usually required [1.26].  By applying a high voltage stress, the device is 
switched to low resistance state (LRS) instantaneously.  This process is called forming 
[1.12], [1.32], [1.33].  The voltage at which the forming process occurs is named Vforming.  
After that, the device is at LRS and it can be switched to HRS by applying another 
voltage stress (Vreset).  This process is called reset.  Switching from HRS back to LRS 
requires a voltage stress (Vset), which usually has lower magnitude than Vforming and this 
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process is called set.  After the forming process, repeatable RS between LRS and HRS 
could be obtained.  The resistance values at HRS and LRS are denoted as Roff and Ron, 
respectively. 
 
1.2.3 Classification of Resistive Random Access Memory 
 RRAM can be classified based on the modes of RS, types of conduction path and 
types of redox process.  These methods are not mutually exclusive and they will be 
discussed in this Section. 
 
1.2.3.1 Classification Based on Modes of Resistive Switching  
There are two modes of RS, unipolar switching and bipolar switching.  The RS is 
called unipolar when Vset and Vreset have the same polarity [1.12], [1.28], [1.32].  Unipolar 
switching is also called symmetric switching since RS can generally be obtained on both 
polarities, which indicates Vset and Vreset can both be positive or negative.  The resulting I-
V curve is symmetric about the origin, as shown in Fig. 1.2 (a).  Generally, for unipolar 
switching, the magnitude of Vreset is smaller than that of Vset [1.12], [1.28].  Different 
from unipolar switching, bipolar switching shows directional RS depending on the 
polarity of applied voltage, which means Vset and Vreset are of opposite polarities, as 
illustrated in Fig. 1.2 (b) [1.12], [1.28], [1.32].  In order to observe bipolar switching, it is 
stated that there should be some asymmetry in the MIM system, such as different 




Fig. 1.2.  Two switching modes, unipolar switching and bipolar switching are shown in (a) and (b) 
respectively. 
 
For both unipolar and bipolar switching, during the set process, the current is 
usually limited by setting the compliance current (CC) to protect the device from hard 
breakdown [1.12].  However, in the reset process, compliance current is removed because 
the reset process usually occurs at higher current for both unipolar switching and bipolar 
switching, as shown in Fig. 1.2 (a) and (b)  [1.12], [1.28]. 
 
1.2.3.2 Classification Based on Types of Conduction Path 
 Besides the two modes of RS behaviors, RS can also be categorized into either 
interface type switching or filament type switching based on the type of conduction path.  
The former is usually related to bipolar switching while the latter can be associated with 





























Interface type switching takes place at the interface between the electrode and 
switching layer and the change of resistance is almost homogeneously distributed over 
the entire active area of switching layer [1.12], [1.26], [1.32], [1.34].  The active area of a 
device is defined as the area where the two electrodes and the switching layer overlap.  
Fig. 1.3 is an example of interface type switching.  The oxygen-deficient layer (Rlow) has 
lower resistance per unit length than the oxygen-rich layer (Rhigh).  RS is achieved by 
manipulating the volume (or length, since area is kept constant) of Rlow and Rhigh.  In the 
set process, oxygen moves towards BE, leaving behind oxygen vacancies.  Therefore, the 
length of Rlow increases while that of Rhigh decreases, causing the overall resistance of the 
switching layer to decrease.  The reverse happens in the reset process.  Interface type 




Fig. 1.3.  Illustration of interface type RS switching, showing that the change of resistance is 
almost homogeneously distributed over the entire active area of the device.  During switching 
from HRS to LRS, oxygen drifts towards BE so that the thickness of the Rlow layer increases.  The 















Filament type RS originates from the formation and rupture of conduction 
filament in the switching layer.  Studies show that filament formation happens along the 
grain boundaries [1.32].  The forming process is needed for filament type switching as it 
brings the formation of conducive filament in the switching layer to connect TE and BE 
[1.26], [1.32], [1.35].  As the filament is more conductive compared with the bulk 
switching layer, it is utilized as an easier path for current flow.  Although there is debate 
on the numbers of filaments in the switching layer as multifilament may occur, most 
research groups report single filament switching.  Therefore, in this work, the discussion 
is based on the assumption of a single filament switching mode. 
 



























As illustrated in Fig. 1.4, the forming process is performed on an as-fabricated 
device to form a conducting filament in the switching layer and switch the device to LRS.  
Although there is only one dominant filament, it may have the tree shape with multiple 
branches stemming from the main filament [1.12], [1.26], [1.28], [1.32].  To switch the 
device back to HRS, Vreset is applied and the filament is ruptured.  It is believed that the 
ruptured region is either near the interface between the electrode and the switching layer 
or at the middle of the filament [1.12], [1.32].  This will be discussed in Section 1.2.3.3.  
After that, by applying Vset, the ruptured part of filament will be reconnected and the 
device switches back to LRS.  Notice that in the set process, only the ruptured part of 
filament needs to be connected.  While in the forming process, the filament needs to grow 
through the entire switching layer.  Thus, Vforming is usually larger than Vset in magnitude.  
The size of filament is typically in the range of a few nanometers in diameter and if the 
active area scales down to the same range, the filament type merges with interface type as 
the filament occupies the entire switching layer [1.26]. 
To distinguish between these two types of RS mechanisms, the relationship 
between resistance and active area of switching layer when devices are at HRS and LRS 
needs to be studied.  When devices are at HRS, they can be modeled as a resistor thus the 
resistance is almost inversely proportional to the active area for interface type switching 
devices.  However, for devices which work on filament type switching, the resistor model 
may not be applicable due to existence of ruptured filament in the switching layer.  At 
LRS, devices of interface type also show area-dependent relationship while those of 
filament type exhibit nearly area-independent relationship [1.32], [1.34].  This is because 
interface type switching takes place over the entire area.  Therefore the resistance has 
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strong relationship with area.  However, filament type switching is based on localized 
conduction filament which acts as a channel for current flow.  The diameters of filaments 
in devices are typically much smaller than the active area.  Moreover, as mentioned 
earlier, only one filament exists in a device.  Therefore, filament type switching devices 
show almost area-independent relationship.  Currently, the main stream of RRAM 
research is on filament type switching.  Few groups reported interface switching RRAM 
due to complicated composition and limited choice of switching material [1.32]. 
 
1.2.3.3 Classification Based on Types of Redox Process 
 The third method to classify RRAM is based on the type of redox processes 
related to chemical effects.  There are three classes of RS which can cover the currently 
reported RRAM: electrochemical metallization mechanism (ECM) process, valence 
change mechanism (VCM) process and thermochemical mechanism (TCM) process 
[1.12], [1.28], [1.36]. 
 The ECM RRAM devices usually consist of an electrochemically active metal 
electrode, such as Ag, Cu and Ni, and an electrochemically inert metal electrode, such as 
Pt, Au, and Ir [1.12].  The switching process can be described in three steps: First, 
dissolution of metal (M) according to the reaction expressed by equation 1.1,  
  eMM zZ ,  (1.1) 
where Mz+ represents the metal cations.  Second, drifting of cations towards the 
electrochemically inert metal.  The final step, as described by equation 1.2, the reduction 
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of cations starting from the surface of the electrochemically inert electrode leading to the 
formation of filament when it reaches the electrochemically active electrode.  This is the 
forming process. 
MeM   zZ .  (1.2) 
The reverse is the reset process and the ruptured part of filament is believed to be 
at the interface of the active electrode and switching layer.  During the set process, only 
ruptured part of the filament needs to be reconnected. 
For ECM RRAM devices, forming process is essential as it builds up the channel 
for subsequent set and reset processes.  In addition, Vforming is significantly higher than 
Vset and the reason has been discussed in Section 1.2.2.  Magnitude of Vforming is usually 
proportional to the thickness of switching layer.  When the thickness reduces to a few 
nanometers, the forming process is no longer needed and Vforming has almost the same 
magnitude of Vset [1.35], [1.37].  This is because thicker switching layer needs longer 
filament and the formation of filament is driven by electric field.  When the thickness is 
small enough, the length of ruptured part is comparable with the total length of the 
filament.  As a result, Vforming is almost equal to Vset and the device is considered as 
forming-free.  All the RRAM devices working on ECM process show bipolar switching 
as the direction of movement of metal cations is determined by the direction of the 
electric field. 
 The second type is the VCM process.  Many RRAM having transition metal 
oxides as the switching material belong to this category.  VCM process normally involves 
oxygen-vacancy-related defects (defects) because oxygen vacancies are much more 
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mobile than the metal cations for this case [1.12], [1.38], [1.39].  Oxygen vacancies (or 
oxygen) play a crucial role.  This is because the concentration of oxygen vacancies 
affects the valence state of the metal cations in the switching layer and this affects the 
electronic conductivity of switching material [1.12].  The generation of oxygen vacancies 
can be expressed by equation 1.3,  
  e2VOOo O2 ,  (1.3) 
where OO and OV are oxygen ion on regular lattice site and oxygen vacancy, respectively.  
Taking the Pt/TaOx/Pt RRAM device as an example, the oxygen (oxygen vacancies) 




    (1.4) 
The change in stoichiometry from TaO2 to Ta2O5 is oxidation and the reverse is reduction.  
RRAM devices working on VCM process show bipolar switching because the movement 
of oxygen vacancies is governed by the direction of electric field, which depends on the 
polarity of applied voltage.  Different from ECM, devices that work on VCM process 
have demonstrated both filament type switching and interface type switching. 
 The third class is of the TCM type, which is primarily based on thermal effects 
and shows unipolar switching [1.12], [1.36].  This can often be observed in transition 
metal oxide such as NiO, and it is of filament type.  The set or forming process is a local 
reduction reaction due to the oxygen drifting out from the high temperature region, 
leaving behind oxygen vacancies to form conduction filament.  Thus, this is a thermal 
soft breakdown of the oxide.  In the reset process, it is believed that Joule heating induced 
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temperature increase happens at the middle part of the filament, causing re-oxidation to 
occur locally.  This is a self-accelerated process, and the temperature continues to 
increase, resulting in a rupture of filament in the middle [1.12].  Because the formation, 
reconnection and rupture of filament are thermally induced chemical reactions, this type 
of RS is controlled by thermal effect instead of polarity of electric field. 
Fig. 1.5 illustrates the relationship among the three classification methods.  
Among the three methods, the most frequently used is the modes of resistive switching 
because it is direct and observable.  However, the other two methods are useful for the 
study of the switching mechanism. 
 
 


















1.3 Objective of Research 
This research work aims to study of the electrical characteristics of Pt/TaOx/Pt 
RRAM devices in detail, including the DC characteristics, pulse programming and their 
multilevel capabilities.  The advantages as well as disadvantages of the Pt/TaOx/Pt 
RRAM will be investigated.  The issues associated with Pt/TaOx/Pt RRAM and ways to 
resolve them are discussed in the following Chapters.  Possible future work to improve 
the performance is also explored and a novel high performance RRAM with structure of 
Cr/TaOx/Al is found. 
 
 
1.4 Thesis Organization 
In this thesis, the main issues are discussed in the following Chapters. 
In Chapter 2, detailed study of Pt/TaOx/Pt RRAM devices is carried out.  I-V 
characteristics of the device under DC sweep is shown and the conduction mechanisms at 
both HRS and LRS are analyzed.  The cycle-to-cycle variation of switching voltages and 
resistance values of HRS and LRS on a device are investigated as well.  The device-to-
device uniformities of switching voltages and resistance values at HRS and LRS are also 
studied.  In addition, the endurance and retention properties are examined.  Finally, the 
key performance parameters of our RRAM devices are compared with three reported 
Pt/TaOx/Pt RRAM devices. 
In order to make the study of Pt/TaOx/Pt RRAM devices more complete, pulse 
testing was performed on the device to examine the pulse programming and multilevel 
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programming capabilities of this RRAM.  In Chapter 3, the relationship between pulse 
amplitude and the minimum pulse width needed to fully set and reset the device is 
studied.  The results suggest that pulse width decreases exponentially with increasing 
pulse amplitude.  The energy consumption associated with each pulse will be analyzed 
and relationships between energy and pulse amplitude for both set and reset pulses will 
be studied as well.  Then, the multilevel programming by both conventional DC voltage 
sweep method and pulse method will be demonstrated, confirming the multilevel 
programming capability of this structure.  Finally, a novel pulse method to achieve 
multilevel is proposed and a detailed study is carried out accordingly. 
Although Pt/TaOx/Pt RRAM devices show good performance, difficulties 
pertaining to the dry-etching of Pt and the poor adhesion of Pt on dielectrics make it 
unsuitable for process integration.  Therefore, high performance TaOx-based RRAM 
using other materials as electrodes that could be more easily integrated should be 
explored. 
In Chapter 4, a novel high performance Cr/TaOx/Al (top to bottom) RRAM is 
reported.  Cr and Al can be more easily integrated due to the availability of dry etching 
processes and their better adhesion on common dielectrics, as compared to Pt.  The 
RRAM device works as a bipolar switching device and have demonstrated excellent 
memory performance including small magnitudes of programming voltages, a tight 
distribution of Vset and Vreset, low programming current, large off/on resistance ratio, and 
good retention characteristics.  The impact of forming gas anneal (FGA) on device 
performance was also investigated, and further improvement was observed as it leads to 
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smaller magnitude of switching voltages and better uniformity of the resistance in the 
high resistance state. 
Finally, the main contribution of this thesis and proposal for future work are 
summarized in Chapter 5. 
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Electrical Characteristics of Pt/TaOx/Pt Resistive 
Random Access Memory Devices 
 
2.1 Introduction 
There is increasing research interest in Resistive Random Access Memory 
(RRAM).  Many switching materials are reported to be suitable for application in RRAM 
[2.1]-[2.8].  As discussed in Chapter 1, the switching materials can be generally classified 
into four categories: binary oxides, multinary oxides, organic compounds, and other 
compounds.  Among them, binary oxides attract most attention due to their simple 
composition and ease of formation or deposition.  A wide range of material choices are 
available.  Binary oxides such as SiO2 [2.1], HfOx [2.2], TiOx [2.3], WOx [2.4], CuOx [2.5], 
NiOx [2.6], AlOx [2.7], and TaOx [2.8] have been demonstrated as switching materials. 
TaOx is considered as a good RRAM switching material as it has a stable pair of 
redox phases, Ta2O5 and TaO2.  The redox reaction between the two phases can be 




    (2.1) 
The change in free energy of the reduction reaction from Ta2O5 to TaO2 is schematically 
shown in Fig. 2.1 [2.9].  The high activation energy of transition between the two states 
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suggests the stable redox pair of Ta2O5 and TaO2 [2.8], [2.9].  Compared with other 
systems, for example, Ti-O system, which has a large number of phases [2.10], there are 
only two stable phases in the Ta-O system: TaO2 and Ta2O5 [2.11]-[2.13].  The resistivity 
of Ta2O5 is higher than that of TaO2.  Thus, the TaOx layer has higher proportion of 
Ta2O5 when the device is at high resistance state (HRS), while the proportion of TaO2 is 
higher when it is at low resistance state (LRS) [2.8], [2.11], [2.14].  The bi-stable redox 
pair of Ta-O system can lead to stable HRS and LRS [2.8], enabling the realization of 
highly reliable RRAM [2.8], [2.11], [2.12], [2.14].   The aforementioned reasons make 
the study of TaOx-based RRAM very important. 
 
 
Fig. 2.1.  Schematic illustrating the free energy curve for the reaction that converts Ta2O5 to TaO2 
(left to right). The energy barrier for this reaction is EA,Ta2O5 and the required temperature of the 














As reported, RRAM devices with Pt/TaOx/Pt (top to bottom) structure show 
superior performance in terms of endurance (up to 1012 cycles), retention period (more 
than 10 years at 85°C) and programming current (less than 30 A) [2.9], [2.14].  
However, there is a lack of detailed study of this RRAM, such as cycle-to-cycle variation, 
uniformity of programming voltages and resistance, and so on.  Therefore, it is necessary 
to fabricate the Pt/TaOx/Pt RRAM devices, and carry out extensive analysis of electrical 
data. 
In this Chapter, detailed study of Pt/TaOx/Pt RRAM devices is carried out.  I-V 
characteristics of the device under DC sweep is shown and the conduction mechanisms at 
both HRS and LRS are analyzed.  The cycle-to-cycle variation of switching voltages and 
resistance values of HRS and LRS on a device are investigated as well.  The device-to-
device uniformity of switching voltages and resistance values at HRS and LRS are also 
studied.  In addition, the endurance and retention properties are examined.  Finally, the 
key performance parameters of our RRAM devices are compared with three other 
Pt/TaOx/Pt RRAM devices reported [2.8], [2.14], [2.15]. 
 
 
2.2 Fabrication Process Flow and Device Structure 
Four-inch wafers comprising Si substrates capped with 1 m thick field SiO2 
were used.  The key process steps are shown in Fig. 2.2 (a).  First of all, an 80 nm thick 
Ti layer was deposited by e-beam evaporation on the SiO2 substrate as the adhesion layer 
between the substrate and Pt [2.16]-[2.19].  A 30 nm thick Pt bottom electrode (BE) was 
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then deposited on top of the Ti layer.  A TaOx switching layer with a thickness of 25 nm 
was then sputter-deposited using a composite Ta2O5 target (with a purity of 99.99%) and 
patterned.  A SiO2 isolation layer with a thickness of 120 nm was then sputtered over the 
TaOx and BE.  Square holes with six different sizes (100×100 m2, 50×50 m2, 20×20 
m2, 10×10 m2, 5×5 m2 and 3×3 m2) were formed in the SiO2 layer to expose a 
portion of the TaOx surface.  This defined the active area.  Finally, a 30 nm thick Pt top 
electrode (TE) layer was deposited by e-beam evaporation, followed by patterning.  All 
deposition steps were done at room temperature, and all patterning steps were done by 
standard lift-off process.  Fig. 2.2 (b) shows the schematic of the fabricated device. 
 
 
Fig. 2.2.  (a) Fabrication process for realizing the Pt/TaOx/Pt structure.  (b) Schematic of device 
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Isolation layer SiO2 formation
Pt TE formation





2.3 Results and Discussion 
2.3.1 Device Testing Method and Data Collection 
All electrical data were obtained using a semiconductor parameter analyzer in 
ambient condition.  In all measurements, the electrical signal was applied to the TE while 
keeping the BE grounded. 
Devices with six different active areas were fabricated to study the area-resistance, 
area-uniformity and area-retention relationships.  In this Chapter, unless otherwise stated, 
data from all the plots were measured from the devices with an active area of 10×10 m2. 
 
2.3.2 Typical Current-Voltage Characteristics by DC Voltage Sweep 
Method 
The voltage at which the device switches from HRS to LRS is called Vset and the 
process is termed a set process.  Similarly, Vreset refers to the voltage at which device 
switches from LRS to HRS and the process is termed a reset process.  The forming 
process is the first set process done after a device is fabricated, and the voltage used is 
denoted as Vforming.  Vforming generally has a larger magnitude than the Vset values.  Ron and 
Roff denote the device resistance at LRS and HRS, respectively. 
According to statistical data (not shown here), most of the as-fabricated devices 
are initially at LRS, thus forming process does not apply to them.  This could be due to 
the large active area, and hence large volume of switching material in the device.  As a 
result, the switching layer contains a lot of oxygen-vacancy-related defects (defects), and 
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percolation path(s) may naturally form, resulting in LRS for the as-fabricated devices 
[2.17], [2.20]-[2.23]. 
The Pt/TaOx/Pt devices show typical bipolar switching characteristics by DC 
voltage sweep method as shown in Fig. 2.3.  The voltage sweep was performed in this 
direction: 0  negative  0  positive  back to 0 V, at steps of 0.01 V.  The devices 
initially start at LRS.  They were then reset to HRS and finally set back to LRS to 
complete one cycle.  Vreset is negative and Vset is positive for our Pt/TaOx/Pt RRAM 
devices.  The compliance current (CC) was set as 1 mA in the set process to protect the 
device from hard breakdown.  Resistance of the device was read at a voltage of 0.2 V. 
 
 
Fig. 2.3.  I-V characteristics obtained by DC voltage sweep method.  The compliance current (CC) 
was set to be 1 mA.  The I-V curve shows typical bipolar switching with negative Vreset and 
positive Vset. 
 
















2.3.3 Study of Conduction Mechanism 
 
 
Fig. 2.4.  (a) Study of conduction mechanism when device is at HRS.  The linear relationship of 
log (I) vs. V0.5 indicates that the dominant conduction mechanism is likely to be Schottky 
conduction.  (b) Study of conduction mechanism when device is at LRS.  The linear relationship 
of I vs. V indicates Ohmic conduction at LRS. 
(a)

























To investigate the conduction mechanism at both HRS and LRS, I-V curves at 
HRS and LRS are separately plotted in Fig. 2.4 (a) and Fig. 2.4 (b), respectively.  Fig. 2.4 
(a) plots log (I) vs. V0.5 and a close to linear relationship is observed before the set process.  
At HRS, the device can be modeled as a metal-insulator-metal capacitor, and the current 
flow is limited by the Schottky barrier at the Pt/TaOx interface [2.6], [2.8].  The band 
diagram of a Pt/TaOx/Pt RRAM device showing the Schottky barrier  at the Pt/TaOx 
interface in the set process is illustrated in Fig. 2.5.  Such conduction is governed by 
Schottky Emission which can be described by: 
)kT/()4/qE(q2
R
ibiasbeTAJ   ,  (2.2) 
where J is current density, AR is Richardson constant, T is the absolute temperature, q is 
elementary charge,   is the Schottky barrier potential,  Ebias is the electric field created 
by the applied voltage, i is the permittivity of dielectric material, and k is the Boltzmann 
constant [2.24].  According to equation 2.2, log (J) is proportional to E0.5, which indicates 
linear relationship between log (I) vs. V0.5, because J and E are proportional to I and V, 
respectively.  Hence the dominant conduction mechanism at HRS is most probably 





Fig. 2.5.  Band diagram of Pt/TaOx/Pt RRAM device during set process, showing Schottky 
contact.  Evacuum is vacuum level, Vbias is the DC voltage applied to top electrode, is electron 
affinity, is work-function of metal, is barrier potential, Eg is band gap of TaOx, Ec is 
conduction band level, EFM is Fermi level of metal. 
 
The carrier transport under Ohmic conduction can be explained by: 
T-b/
biaseVJ  ,  (2.3) 
where J is current density, Vbias is the DC voltage applied to TE, b is a constant, and T is 
absolute temperature.  J is proportional to Vbias, indicating linear relationship between 
current and voltage [2.17], [2.24].  At LRS, current vs. voltage curve is shown in Fig. 2.4 
(b).  The current is directly proportional to voltage and this linear relationship indicates 
Ohmic conduction [2.17], [2.24], [2.25].  This is believed to be due to the formation of 
conducting filament in the set process and it is a typical feature of bipolar filament 










2.3.4 Study of Switching Mechanism 
 
Fig. 2.6.  Statistical distribution of Ron and Roff for devices with two different active areas, 
100×100 m2 and 10×10 m2. 
 
To investigate the switching mechanism in terms of the types of conduction path, 
the statistical data of both Ron and Roff were plotted into box plot and shown in Fig. 2.6.  
Devices with active areas of 100×100 m2 and 10×10 m2 were measured. 
At LRS, Ron of devices with larger active area is about one order smaller than Ron 
of devices with smaller active area.  If the switching mechanism is of the interfacial type, 
the Ron of the two types of devices should have a difference of about two-orders of 
magnitude [2.27].  Hence, our devices are unlikely to follow interfacial type switching.  
As reported in Ref [2.8], the switching mechanism of Pt/TaOx/Pt RRAM devices is 
































(VCM) process [2.28], and is filament type switching [2.14].  However, our experimental 
results showed slight area-dependent relationship of Ron, which deviates slightly from the 
typical feature of filament type switching [2.5], [2.14], [2.27]. 
The smaller Ron of devices with larger active area may be due to bigger diameter 
of conducting filament or more branches stemming from the dominant conducting 
filament, owing to more oxygen vacancies in the switching layer.  It is unlikely due to 
more filaments created in the switching layer because once a filament is formed, it will 
act as an easy channel for current transportation and prevent other uncompleted filaments 
from forming [2.28].  This is described as single filament switching and has been widely 
reported [2.28]. 
At HRS, Roff of the devices with larger active area is about half of that of the 
devices with smaller active area, though their active area ratio is 100.  The resistance of 
the switching layer is given by 
A
lR   ,  (2.4) 
where R is the resistance, is the resistivity of switching layer, l and A are the thickness 
and active area of the switching layer, respectively.  If the filament is totally ruptured 
after the reset process, the switching layer can be considered as bulk TaOx material, thus 
according to equation 2.4, the Roff ratio of those two types of devices should be 0.01.  
However, the experimental data shows a ratio of 0.5, suggesting that only part of the 
filament is ruptured during the reset process.  This is also further supported by the 
resistance values of Roff shown in Fig. 2.6.  The median values of Roff of both types of 
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devices are less than 105 Ω, translating to a leakage current of more than 10-6 A at 0.1 V, 
while that of an as-fabricated device at HRS is typically in the nanoampere range.  The 
much larger leakage current suggests partial rupture of filament [2.17], possibly only a 
small portion of the filament, thus a large amount of tunneling current could be obtained, 
as observed.  Thus, the switching mechanism of our RRAM may be predominantly 
filament type switching. 
 
2.3.5 Study of Cycle-to-Cycle Variation 
 
Fig. 2.7.  Cycle-to-cycle voltage variation of Vset and Vreset of a device.   and are the mean and 
standard deviation, respectively.  Twenty DC voltage sweep cycles were done to perform the 
study.  The fluctuation of Vset is slightly larger than that of Vreset and both of them are small. 
 
 















= 0.83 V, = 0.12 V




Fig. 2.8.  Cycle-to-cycle variation of Ron and Roff of the same device in Fig. 2.7.   and are the 
mean and standard deviation, respectively.  Twenty pairs of data were collected accordingly.  
Fluctuation of Ron appears to be larger than that of Roff in the logarithmic scale. 
 
To study the cycle-to-cycle variation of switching voltages and resistance values 
at HRS and LRS, twenty DC voltage sweep cycles were performed on a device, 
switching the device from LRS to HRS back and forth.  The values of Vset and Vreset as 
well as Ron and Roff were recorded for each cycle accordingly.  Fig 2.7 plots the change of 
Vset and Vreset during the first 20 cycles. 
As observed, over the twenty cycles, the standard deviation of Vset and Vreset are 
14.5% and 11.9% of their mean values, respectively.  The fluctuations of both Vset and 
Vreset are small [2.29].  In addition, the mean values of both Vset and Vreset are less than 1 V 
in magnitude for this device.  The small magnitude with acceptable fluctuation of 
switching voltages grant the Pt/TaOx/Pt RRAM potential for high performance RRAM 
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27.8 k,  = 4.04 k















R ratio ~ 20
 38 
 
application [2.14].  Since Vset and Vreset are of opposite polarities, there is no overlapping 
of switching voltages, which is one of the advantages of bipolar switching [2.27], [2.28]. 
For each cycle in Fig. 2.7, the Roff and Ron were recorded down accordingly and 
the cycle-to-cycle variation was plotted in Fig. 2.8.  The standard deviations of Ron and 
Roff over the twenty cycles are 30.7% and 14.5% of their mean values, respectively.  The 
fluctuation of Ron is larger than that of Roff.  Since Ron is a result of the set process, and 
Vset has a larger fluctuation than Vreset, such observation is expected.  The off/on 
resistance (R) ratio is at least 20, and there is no overlap between Roff and Ron.  Thus, the 
two states are easily distinguishable. 
 
2.3.6 Study of Device-to-Device Uniformity 
 
Fig. 2.9.  Study of device-to-device uniformity of Vset and Vreset over twenty devices.  The 
uniformity of devices with larger active area is better. 






















Fig. 2.10.  Study of device-to-device uniformity of Roff and Ron for the same twenty devices in Fig. 
2.9.  At HRS, both types of devices show tight distribution.  At LRS, devices with larger active 
area show better uniformity of Ron. 
 
To study the uniformity of Roff and Ron across devices, twenty devices of each area 
(100×100 m2 and 10×10 m2) were tested.  The distributions of switching voltages and 
resistance values at HRS and LRS for those twenty devices were plotted in Fig. 2.9 and 
Fig. 2.10, respectively. 
The uniformities of Vreset shown in Fig. 2.9 are quite good and data of both types 
of devices almost overlap with each other.  However, the distribution of Vset is less tight 
compared to Vreset for both device types.  By similar explanation in Section 2.3.5, the 
uniformity of Roff should be better than that of Ron, consistent with the observation in Fig 
2.10.  The Vset for devices with larger active area shows slightly better uniformity, and 
therefore these devices also demonstrated better uniformity of Ron.  In addition, the 





















resistance of devices with larger active area is smaller and it has been discussed in 
Section 2.3.4 already. 
 
2.3.7 Endurance and Retention Properties 
The endurance of our  Pt/TaOx/Pt RRAM devices is generally not good and only 
about 102 cycles were obtained (not shown here).  This is much worse than the endurance 
property reported, which can go beyond 109 cycles and reaches 1012 cycles [2.8], [2.14].  
The possible reasons for poor endurance of our devices will be discussed in Section 2.4. 
 
  
Fig. 2.11.  Retention properties of both device types.  Both of HRS and LRS are stable over 105 s 
and 10-year retention can be extrapolated.   
 
























To investigate the retention properties of the devices, the two types of devices 
(100×100 m2 and 10×10 m2) were baked at 120 °C and the resistance was read at 0.2 
V every 2 hours.  As shown in Fig. 2.11, for both device types, the resistances were very 
stable over 105 seconds and 10-year retention can be extrapolated.  The good retention 
property should be due to stable HRS and LRS contributed by stable Ta2O5 and TaO2 
redox pair, which has been discussed in Section 2.1.  In standard retention testing 
operation, the temperature of RRAM should be 85 °C which is below 120 °C, and 
retention property is expected to be better, with less fluctuation than what is observed in 
Fig 2.11 [2.8], [2.14]. 
 
 
2.4 Comparison with Data Reported in Literature 
The first hand data of our experiment was compared with three other papers 
which also reported working Pt/TaOx/Pt RRAM devices.  The key parameters of the 
Pt/TaOx/Pt RRAM devices were compared and shown in Table 2.1.   
All the Pt/TaOx/Pt devices show bipolar switching and have R ratio of at least 10.  
The retention of our devices is as good as results reported by other groups, and 10-year 
retention can be extrapolated [2.8] [2.14].  The magnitude of Vset of our devices is 
comparable with reported data.  Magnitude of Vreset of our devices is comparable with Ref. 
2.8, but is much smaller than that of Ref. 2.14.  This could possibly be due to difference 
in device structure.  While single layer switching material is employed in our work and 
Ref. 2.8, work from Ref. 2.14 used bi-layer switching material.  The swap of polarity of 
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switching voltages as compared with Ref. 2.8 and 2.14 is because of different grounded 
electrodes being employed.  Values of Ron and Roff of our devices are comparable with 
Ref. 2.8 and 2.14.  The electric field at Vset of our device is about 0.5 MV/cm and it is 
very close to data reported from in Ref. 2.14 (about 0.3 MV/cm). 
Our as-fabricated devices are normally at LRS while for most of the cases 
reported, devices are initially are HRS.  Our devices’ active area is about 400 times larger 
than that of devices from other groups, but with comparable thickness [2.8] [2.14].  
Therefore, the total volume of our devices is roughly two orders of the devices reported.  
This larger volume of switching material may contains a large amount of oxygen-
vacancy-related defects (defects) which may lead to naturally formed percolation path(s) 
and results in LRS for as-fabricated devices [2.17], [2.20]-[2.23]. 
Our devices did not perform well in terms of endurance and they can only exhibit 
about 102-cycle endurance while 1012-cycles endurance has been achieved by other group 
[2.12].  Since oxygen profile and concentration play a key role in determining 
performance of RRAM, post deposition treatments, such as annealing, may improve the 
performance.  It is possible that such key fabrication steps were not disclosed in those 2 
papers [2.8], [2.14].  Another possible reason is the difference in deposition method used, 
as they used reactive sputtering while we sputtered from a composite target.  Impact of 





Table 2.1.  Comparison of key parameters of Pt/TaOx/Pt RRAM devices reported in Ref. 2.8, 
2.14, 2.15, and in this work. 
Source [2.8] [2.14] [2.15] Our work 





0.5×0.5 0.5×0.5 _ 10×10 
Thickness of 
TaOx (nm) 
_ 30 to 40 15 25 
Switching 
type 
Bipolar Bipolar Bipolar Bipolar 
Vset and Vreset  
by DC sweep  
(V) 
-1 and 0.9 -1.2 and 1.8 _ 1.2 and -0.5 
Ron and Roff 
(Ω) 
102 and 103 103 and 104 _ 103 and 104 
R ratio 20 10 10 20 
Endurance 
(cycle) 
109 1012 _ 102 
Retention 
(year) 
10 10 _ 10 
 
 There is one big problem we encountered but not reported widely: the adhesion 
between Pt and dielectric material SiO2 is quite poor and peel-off could happen easily, 
resulting in very poor yield.  Even if only those non-peel-off devices were considered, the 
percentage of working device is still quite low [2.15].  Therefore, the overall yield of our 






2.5 Summary and Future Work 
In summary, the Pt/TaOx/Pt RRAM devices were fabricated and extensive testing 
as well as comparison with literature were carried out.  Generally, our devices show as 
good performance except for endurance. 
One very attractive feature of RRAM is the multilevel capability.  When a device 
has four stable and distinguishable resistance levels, it can store 2 bits of information on a 
single device.  This doubles the memory density without increasing the number of 
memory cells integrated.  After extensive characterization, it is found that our RRAM 
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Pulse Programming and Multilevel Programming 
Capabilities of Pt/TaOx/Pt Resistive Random 
Access Memory Devices 
 
3.1 Introduction 
 Resistive Random Access Memory (RRAM) devices primarily utilize reversible 
resistive switching (RS) between different resistance states to write and erase information 
[3.1]-[3.3].  As a potential candidate of non-volatile memory (NVM) to replace Flash in 
the future, RRAM should possess the merits of high-speed switching, low-power 
consumption, high-density integration capability, multi-bit storage and CMOS 
compatibility [3.1].  The research of multilevel resistances capability of binary oxides is 
essential as it enables multi-bit, high-density and low-cost storage [3.4], [3.5].  Many 
binary metal oxides have been reported to exhibit multilevel resistances RS phenomenon, 
such as HfOx [3.6], CuOx [3.1], WOx [3.4], TaOx [3.6], [3.7], SiO2 [3.8], and ZrOx [3.9], 
[3.10]. 
The conventional DC voltage sweep methods of realizing multiple levels of 
resistance involve using different values of compliance current (CC) in the set process 
and different values of stop voltages in the reset process, respectively [3.1], [3.4]-[3.9], 
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[3.11]-[3.13].  Multilevel resistances can also be achieved by applying voltage pulses, 
using fixed pulse width with varying pulse amplitude or vice versa [3.1], [3.4], [3.6], 
[3.14], [3.15]. 
As reported by a few research groups [3.5], [3.16]-[3.21], Pt/TaOx/Pt RRAM 
devices can be programmed by voltage pulses.  Superior performance was demonstrated, 
in terms of operating voltage, switching speed and endurance [3.16], [3.22].  Following 
the analysis of the DC characteristics of Pt/TaOx/Pt RRAM devices in Chapter 2, the 
multilevel programming capability of Pt/TaOx/Pt RRAM devices is investigated in this 
Chapter to complete the study of this RRAM. 
First, the relationships between the pulse amplitude and the minimum pulse width 
needed to fully set and reset the device are studied.  Then, the energy consumption 
associated with each pulse is analyzed and relationships between energy and pulse 
amplitude for both set and reset pulses are studied as well.  In addition, multilevel 
programming capability is demonstrated, using both conventional DC voltage sweep 
method and pulse method, confirming the multilevel programming capability of 
Pt/TaOx/Pt RRAM devices.  Finally, a novel pulse method which can achieve multilevel 
resistances is proposed and detailed study is carried out accordingly. 
 
 
3.2 Fabrication Process and Device Structure 
Four-inch Si wafers with 1 m thick field SiO2 on top were used for device 
fabrication.  A schematic showing the cross-sectional structure of the device is shown in 
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Fig. 3.1 (a), and the key steps of fabrication process for realizing this structure are 
presented in Fig. 3.1 (b).  First of all, an 80 nm thick Ti layer was deposited by e-beam 
evaporation onto the SiO2 substrate as an adhesion layer.  The purpose of using Ti has 
been discussed in Chapter 2.  A 30 nm thick Pt bottom electrode (BE) was then deposited 
by e-beam evaporation over the Ti layer and patterned.  A TaOx switching layer with a 
thickness of 25 nm was then sputter-deposited using a composite Ta2O5 target and 
patterned.  A SiO2 isolation layer with a thickness of 120 nm was then sputtered over the 
TaOx and BE.  Square holes with size of 1×1 m2 were formed in the SiO2 layer to 
expose a portion of the TaOx surface.  This defined the active area.  Finally, a 30 nm thick 
Pt top electrode (TE) layer was deposited by e-beam evaporation, followed by patterning.  
All deposition steps were done at room temperature, and all patterning steps were done 
by standard lift-off process. 
 
 
Fig. 3.1.  (a) Schematic of device structure fabricated.  (b) Fabrication process for realizing the 
Pt/TaOx/Pt structure. The active area of all devices is 1×1 m2. 
 
(a)
Pt BE deposition and patterning
SiO2 Isolation layer formation
Pt TE deposition and patterning











3.3 Results and Discussion 
3.3.1 Device Testing Method and Data Collection 
All DC electrical data were obtained using a semiconductor parameter analyzer in 
ambient condition at room temperature.  All pulse testing data were collected by a tester 
designed by Data Storage Institute, A-Star (DSI).  The schematic of the tester is shown in 
Fig. 3.2 (a) [3.23].  A pulse generator, a RRAM device, and a 1 kΩ resistor are connected 
in series.  The pulse generator produces a voltage pulse of magnitude V1 across the 
RRAM device and the 1 kΩ resistor.  The current that passes through the circuit is 
tracked by monitoring the waveform of the voltage V2 across the resistor.  Both V1 and V2 
are measured using an oscilloscope.  The voltage across the RRAM device is given by the 
difference between V1 and V2. 
In all measurements, the electrical signal was applied to the TE while keeping the 
BE grounded.  The range of pulse width is 5 ns to 1 ms, with a minimum resolution of 5 
ns.  All the pulses generated by the pulse generator are square waves with sharp rising 
and falling edges and the waveforms were verified by oscilloscope.  A typical waveform 
of a set voltage pulse (3 V) is shown in Fig. 3.2 (b), and the corresponding waveform of 
the current through the resistor is shown in Fig. 3.2 (c).  The device was successfully set 
to LRS, as indicated by the increase in current near the end of the pulse.  However, 
voltage or current overshoot is clearly observed in both cases.  Since there is no 
compliance current control in the tester, the high current could introduce damage to the 
devices, resulting in poor endurance.  Therefore, the endurance of the devices 






Fig. 3.2.  (a) Schematic of the testing circuit used for electrical pulse measurements.  (b) Typical 
waveform of a voltage pulse (3 V) applied to RRAM device.  (c) Typical waveform of current 
flowing through the RRAM device using the same pulse. 
 
3.3.2 Statistical Study of Initial Resistance of Working Devices 
Majority of the as-fabricated devices are in the low resistance state (LRS) with 
resistance Ron, and forming process is not needed for these devices.  A possible reason 



































working devices, most of them have their initial resistance falling in the range of 0.6 kΩ 
to 1.2 kΩ.  The statistical distribution of initial resistances of 60 working devices is 
shown in Fig. 3.3.  The devices initially at high resistance state (HRS) with a resistance 
of Roff usually show poor performance, in terms of endurance and uniformity of switching 
voltages.  This may be due to insufficient number of oxygen-vacancy-related defects 
(defects) in the switching layer of those devices, making it difficult to achieve stable RS.  
In general, less than 10% of the as-fabricated devices were at HRS.  As data collected 
from such devices are not representative, they will not be discussed in this Chapter. 
The voltage at which the device switches from HRS to LRS is called Vset.  
Similarly, Vreset refers to the voltage at which device switches from LRS to HRS. 
 
 
Fig. 3.3.  Statistical distribution of initial resistance of sixty working devices which are in the 
LRS. 















3.3.3 Study of Relationships between Pulse Amplitude and Minimum 
Pulse Width Needed to Fully Set and Reset the Device 
 
                
Fig. 3.4.  Flow chart of testing algorithm implemented to find the relationships between pulse 
amplitude and minimum pulse width needed to fully set and reset the device. 
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pulses, record the magnitudes of set/reset 
pulse as Vset/Vreset and resistance of 
LRS/HRS as Ron/Roff.
Now tset/treset=200 ns. Set the device.
Decrease the magnitude of Vreset
by 0.1 V and update it.
Increase treset by 50 ns, update it















Decrease the magnitude of Vset by 
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In this Chapter, the analysis of pulse testing is based on two assumptions.  It is 
assumed that the resistance of the device changes only after the pulse is applied.  Also, 
the resistance change is assumed to happen instantaneously, which means the duration of 
this change is negligible.  The set or reset process is successful if the predefined value of 
Ron or Roff is met [3.6].  For example, the predefined value of Ron and Roff is 1 kΩ and 10 
kΩ, respectively.  The device is considered to be set fully if the Ron is about 1 kΩ or 
lower, and it is considered to be reset fully if the Roff is about 10 kΩ or higher. 
To fully set or reset the devices, it is observed that either short pulse with large 
amplitude or long pulse with small amplitude can be used [3.5].  To find out the 
relationships between pulse amplitude and minimum pulse width needed to fully set and 
reset the Pt/TaOx/Pt RRAM device, the testing was performed according to the algorithm 
described in Fig. 3.4.  The testing always starts with short pulses and the pulse width was 
increased at small intervals until the device is set or reset fully.  Therefore, the 
assumption that change in device resistance only happens after the pulse is applied is 
valid. 
The two curves showing the relationships between pulse amplitude and minimum 
pulse width needed to fully set and reset the device are plotted in Fig. 3.5.  In both 






Fig. 3.5.  The minimum pulse width needed to fully set and reset the device at different pulse 
amplitudes. 
 
Bipolar switching is believed to be driven by electric field [3.3], [3.15] and the 
switching process can be explained by creation, elimination and redistribution of defects 
within the dielectric [3.1], [3.3], [3.24], [3.25].  A larger electric field results in more 
defects being created and eliminated in the TaOx layer in the set and reset process, 
respectively.  The defects experience larger acceleration under large applied voltage 
(pulse amplitude), and hence they gain larger velocity.  Therefore, the creation, 
elimination and redistribution of defects to form or break the conducting filament can 
happen within a much shorter time.  This can explain the negative correlation between 
minimum pulse width and pulse amplitude. 
 





















Fig. 3.6.  Relationships between energy consumption and pulse amplitude in the set and reset 
processes, respectively.  In both processes, energy consumption decreases exponentially with 
increasing pulse amplitude. 
 
It is necessary to study the energy consumption associated with each set and reset 
pulse, as power consumption is always an important consideration.  The energy of a pulse 





 ,  (3.1) 
where E is the energy associated with each pulse, V is the pulse amplitude, R is the 
resistance of the device before the pulse is applied (since resistance change is assumed to 
happen after the pulse is applied), and t is the pulse width.  For this device, when 
calculating energy of set and reset pulses, R should take values of 21 kΩ (Roff) and 1.3 kΩ 
(Ron), respectively. 





























The curves showing energy vs. magnitude of pulses of both set and reset 
processes are shown in Fig. 3.6.  Energy consumption decreases exponentially with 
increasing pulse amplitude [3.26].  It is also observed that the two energy curves in Fig. 
3.6 look similar to the two curves in Fig. 3.5.  This is because while the value of t spans 
over about 4 orders (from 102 ns to 106 ns), V only changes by about 50%.  The change of 
V is negligible compared with the change of t, thus V can be considered as almost 
invariant.  As a result, E is proportional to t, thus the graphs of t vs. V and E vs. V have 
similar shapes. 
 
3.3.4 Study of Multilevel Characteristics of Pt/TaOx/Pt RRAM Devices 
3.3.4.1 Realization of Multilevel Resistances Using DC Voltage 
Sweep Method 
Multilevel programming is achieved when there are intermediate states between 
Roff and Ron.  In DC voltage sweeps, the commonly used methods to achieve multilevel 
resistances are using different values of compliance current in the set process and 
different values of stop voltages in the reset process [3.1], [3.4]-[3.9], [3.11]-[3.13].  Lack 
of relevant multilevel resistances data of Pt/TaOx/Pt RRAM devices makes it necessary to 
test and study this capability of the devices.  The DC voltage sweep condition is the same 
as the one mentioned in Chapter 2.  The results showing the two DC multilevel 




Fig. 3.7.  Three levels of resistance were obtained after set processes by using three different 
values of compliance current (CC) in the set processes. 
 
Fig. 3.8.  Four levels of resistance were obtained after reset processes by using four different stop 
voltages in the reset processes. 
 





































It is observed that the Pt/TaOx/Pt RRAM devices can demonstrate multilevel 
programming capability using conventional methods.  In the set processes, three different 
levels of resistances were obtained by setting three different values of compliance current, 
as shown in Fig. 3.7.  This is because the formation of conducting filament in the set 
process can be viewed as soft breakdown of dielectric material [3.1].  When higher 
current flows through the device, more defects may be generated and redistributed, and 
results in a filament with bigger diameter or more branches.  In other words, higher 
current causes more damage to the switching layer.  Thus the switching layer becomes 
more conductive after set process and a lower resistance is obtained.  However, the 
compliance current should not be set too high, otherwise, the high current may cause hard 
breakdown and the device will be permanently damaged. 
In the reset processes, four distinguishable resistance levels could be obtained by 
setting four different stop voltages (Fig. 3.8).  It is noticed that for our devices, Vreset is of 
the opposite polarity as compared with Vset.  As larger magnitude of stop voltage will 
generate higher electric field in the switching layer, it will reverse the set process to a 
larger extent, rupturing more portion of the filament by elimination and redistribution of 
defects.  Hence, the resulting Roff is higher. 
From Fig. 3.7 and Fig. 3.8, it is also observed that, in the set process, the current 
increase is always abrupt, and the device switches from HRS to LRS almost 
instantaneously.  However, in the reset process, the current drop is usually smooth, which 




Fig. 3.9.  Schematic of the TaOx RRAM showing the (a) connected filament and (b) ruptured 
filament. (c) A simplified model of the resistance of TaOx layer. 
 
Our Pt/TaOx/Pt RRAM device is believed to follow filament switching, as 
discussed in Chapter 2.  The size of the filament is much smaller compared to the active 
area of the device.  A device at LRS and HRS can be modeled as having a connected and 
ruptured single filament, respectively, as shown in Fig 3.9 (a) and (b).  As discussed in 
Chapter 2, the filament is not totally ruptured after the reset process.  Thus, the resistance 
between the two electrodes can be viewed as two parallel resistors, as shown in Fig 3.9 
(c), where Rfilament represents the resistance of the filament (connected or ruptured) and 
RTaOx represents the resistance of the remaining portion of the TaOx layer, which can be 
considered as a bulk material. 
An as-fabricated device has the resistance of RTaOx.  After RS, the resistance is 
given by Rfilament in parallel with RTaOx, for both HRS and LRS.  According to the 
experimental data, both Ron and Roff are a few orders smaller than RTaOx, thus the overall 















Low Resistance State High Resistance State
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During the switching processes, most of the voltage drops across the region where 
the filament is ruptured.  In the set process, as the magnitude of Vset is ramped up, the 
length of ruptured region of the filament decreases gradually to zero, corresponding to a 
fully connected filament.  Therefore, the effective electric field across the ruptured region 
(estimated by Vset over length of ruptured region) grows quickly, resulting in even faster 
rate of growth of filament.  This can be considered as a positive feedback loop, which 
causes the filament to reconnect almost instantaneously.  Therefore, switching from HRS 
to LRS is abrupt.  In the reset process, however, the length of ruptured region of the 
filament grows together with the magnitude of Vreset, thus the effective electric field 
across the ruptured region does not change as drastically as in the set process.  As a result, 
the reset process appears to be a gradual process. 
 
3.3.4.2 Realization of Multilevel Resistances Using Common Pulse 
Method 
The pulse method is more efficient than the DC voltage sweep method in 
realizing multilevel resistances in terms of energy consumption and switching speed.  
Just like many other RRAM devices, the Pt/TaOx/Pt RRAM devices also demonstrated 
multilevel programming capability under pulse operation.  As shown in Fig. 3.10, reset 
pulses with different amplitudes but same width could be used to achieve multilevel 
resistances.  In addition, varying the pulse width while keeping the pulse amplitude 





Fig. 3.10.  Multilevel resistances could be obtained by using reset pulses with different amplitude 
but the same pulse width. 
 
As discussed in Section 3.3.4.1, the resistance change in the set process happens 
instantaneously.  However, there is no compliance current setting in pulse operation to 
manipulate the extent of resistance change in the set process, thus multilevel resistances 
can only be achieved during the reset process. 
 
3.3.4.3 Realization of Multilevel Resistances Using a Novel Pulse 
Method  
A novel pulse testing method is proposed and the testing algorithm is shown in 
Fig. 3.11.  Multilevel resistances are realized by using a series of identical pulses.  By 
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using this method, the number of resistance levels between Roff and Ron could be 
manipulated. 
The test results of one of the devices are shown in Fig. 3.12.  Roff is denoted as 








Fully set and reset the device using 200 ns pulses, 
record the pulse amplitudes of set/reset voltage and 
resistance of LRS/HRS as Vset /Vreset and Ron/Roff. 
Fully reset the device.
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Fig. 3.12.  Multilevel resistances were obtained using the proposed novel pulse testing method.  
By applying a series of reset pulses with different amplitudes, the numbers of resistance levels 
could be manipulated. 
 
Four stable resistance levels were demonstrated and the device has the potential to 
store 2-bit data.  It is also observed that pulses with smaller magnitudes produce more 
intermediate resistance levels, therefore more pulses are required to fully reset the device.  
This means it takes more pulses for the resistance to reach HRS3.  Thus, the pulse 
magnitude is negatively correlated to the number of resistance levels.  This is because 
pulses with smaller amplitudes supply smaller amounts of energy to the system, thus 
causing less change inside the switching layer by conservation of energy. 
Since the device can be reset to HRS3 by various pulse amplitudes, it is necessary 
to define the criteria of the optimal pulse amplitude.  The optimal pulse amplitude should 
be able to switch the device to all resistance states (Ron, HRS1, HRS2 and HRS3).  At the 
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same time, the number of pulses required to switch from one state to another should be as 
small as possible, so that the switching speed is fast.  Based on these two conditions, the 
four pulses were compared, and the result is shown in Table 3.1 below.  It is concluded 
that -2.6 V is the optimal pulse amplitude for this device. 
 
Table 3.1.  Comparison of the four pulse amplitudes.  -2.6 V is considered to be the optimal pulse 
amplitude. 
Pulse amplitude -3 V -2.6 V -2.5 V -2.4 V 
Able to reach all 
resistance states 
No Yes Yes Yes 
Number of pulses 
required from Ron to 
HRS3 
3 6 8 16 
 
Fig. 3.13.  Cycle-to-cycle resistance variation on a device which is different from the one of Fig. 
3.11.  Data is obtained by setting Vreset as -2.9 V.  The uniformity is very good over the eighteen 
cycles. 

























To study the uniformity of cycle-to-cycle resistance values using this method, the 
testing was performed on another device and the result is plotted in Fig. 3.13.  The 
amplitude of reset pulse was -2.9 V and eighteen cycles were performed on this device.  
The uniformity is quite good.  Four repeatable resistance states are obtained, and the 
variation of resistances from cycle-to-cycle is small.  In addition, comparing the four 
resistance levels, it is observed that uniformity generally improves as the resistance 
decreases.  The window between adjacent resistance levels is sufficient for easy readout. 
Only eighteen cycles were performed because the endurance of the devices is generally 
bad.  Endurance is the biggest problem of the devices, as discussed in Chapter 2. 
 
 
Fig. 3.14.  Study of individual and cumulative energy of the reset pulses.  The data were taken 
from the first cycle of Fig. 3.13. 
 

















The study of individual and cumulative energy consumption of the pulses is 
shown in Fig. 3.14.  The data were taken from the first cycle of Fig. 3.13.  As pulse 
number increases, energy consumption associated with each pulse decreases.  This can be 
explained by examining equation 3.1.  The voltage (V) and pulse width (t) are the same 
for each pulse, but the resistance of the device increases as more pulses were applied, 
leading to decreased energy for the individual pulse.  Therefore, energy associated with 




Fig. 3.15.  The increase in resistance caused by each pulse vs. energy associated with each pulse.  
Although the energy of each pulse decreases monotonously, the resistance increment increases 
first, and then decrease. 
 























To study the reset effort exerted by each pulse using this novel pulse testing 
method, the resistance increment of each pulse, which denotes the difference in resistance 
before and after the pulse, is plotted against the energy consumption of each pulse in Fig 
3.15.  It is observed that resistance increment increases first, peaks at the fourth pulse and 
then decreases.  This could suggest that before the fourth pulse, the conducting filament 
is not completely ruptured, but becomes smaller in diameter.  Therefore, Rfilament increases 
accordingly.  From the first pulse to the fourth pulse, the amount of resistance increment 
increases, which means the reduction of diameter of filament becomes easier and easier 
until filament breaks.  After the fourth pulse, the filament is ruptured, and each additional 
pulse increases the length of the ruptured portion of the filament. Since the magnitude of 
Vreset is kept constant, the effective electric field across the ruptured region decreases.   
Therefore, the defects in the switching layer experience less force and move by smaller 
extent.  Hence, the length of the existing filament is reduced at smaller rate.  As a result, 
the resistance increment shows a decreasing trend after the fourth pulse.  
 
 
3.4 Summary and Future Work 
In this Chapter, the multilevel programming capability of Pt/TaOx/Pt structure is 
demonstrated, and is shown by two methods: the DC voltage sweep method and the pulse 
method.  A novel pulse method is proposed and good results were obtained.  It is noted 
that while the device can be reset to intermediate resistance states, set operation does not 
have this capability.  A possible explanation of this phenomenon was provided. 
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As discussed in Chapter 2, the Pt adhesion problem and low yield of the devices 
make this structure unsuitable for application.  Also, Pt could not be dry-etched.  Thus, Pt 
should be replaced with other materials that could be easily dry-etched. 
To solve the problems mentioned above, different combinations of electrodes 
were tested.  A novel high performance TaOx-based RRAM with electrode materials that 
can be dry-etched were developed by our group.  The performance of the novel RRAM 
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Novel Bipolar TaOx-based Resistive Random 
Access Memory  
 
4.1 Introduction 
Resistive Random Access Memory (RRAM) is a potential candidate for next 
generation non-volatile memory due to its superior performance, e.g. low power 
consumption, simple structure, high packing density, fast switching speed, as well as 
CMOS compatibility [4.1]-[4.8].  However, there are still issues that need to be addressed 
to improve the RRAM technology further, such as high switching voltages and poor 
uniformity of resistance, especially in high resistance state (HRS). 
In previous studies of TaOx-based RRAM, Pt was often used as one or both of the 
electrodes [4.7]-[4.14].  The structures discussed in Chapter 2 and 3 also use Pt as both 
electrodes.  As discussed in Chapter 2, difficulties pertaining to the dry-etching of Pt and 
the poor adhesion of Pt on dielectrics, such as SiO2, make it unsuitable for process 
integration.  Therefore, high performance TaOx-based RRAM devices using other 
materials as electrodes that could be more easily integrated should be explored. 
In this Chapter, we report a novel high performance Cr/TaOx/Al (top to bottom) 
RRAM with Cr and Al as top electrode (TE) and bottom electrode (BE), respectively.  Cr 
and Al can be more easily integrated due to availability of dry etching processes and their 
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better adhesion on common dielectrics, as compared to Pt [4.15]-[4.18].  The RRAM 
devices work as a bipolar switching device and demonstrate excellent memory 
performance including small magnitude of switching voltages (less than 2 V), a tight 
distribution of Vset and Vreset, large off/on resistance R ratio of up to 107, and good 
retention characteristics (more than 2×105 s) at high temperature (120 °C).  Resistances 
of both states showed little degradation, and retention characteristics can be extrapolated 
to 10 years.  The relationship between active area A and resistance at low resistance state 
(LRS) is studied and the switching appears to be a local phenomenon which is likely to 
be of the filament type.  The impact of forming gas anneal (FGA) on device performance 
was also investigated.  Devices which had undergone FGA showed further improvement 
in performance, demonstrating smaller magnitude of switching voltages and better 
uniformity of the resistance in the HRS.  The devices without and with FGA are called 
“unannealed” and “annealed” devices, respectively.  Device fabrication process as well as 
results of an extensive electrical characterization study on both unannealed and annealed 
devices will be reported here.  Switching mechanism and retention characteristics of the 




4.2.1 Device Fabrication 
 Fig. 4.1 summarizes the fabrication process used in this work.  A 100 nm thick Al 
BE was sputter-deposited at room temperature on a four-inch Si substrate capped with a 1 
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m thick field SiO2.  A TaOx switching layer with a thickness of 8 nm was then deposited 
and patterned.  The sputtering was performed using a composite Ta2O5 target.  Two 
batches of devices were fabricated.  The first batch underwent a FGA at 350°C for 20 
minutes after the deposition and patterning of TaOx layer, while the second batch was left 
unannealed. 
A SiO2 isolation layer was then formed over the switching layer and the BE.  
Square holes with six different sizes (100×100 m2, 50×50 m2, 20×20 m2, 10×10 m2, 
5×5 m2 and 3×3 m2) were formed in the SiO2 layer to expose a portion of the TaOx 
surface.  This defined the active area A.  Finally, a 100 nm thick Cr TE was deposited and 
patterned.  All deposition steps were done at room temperature, and all patterning steps 
were done by a standard lift-off process. 
 
 
Fig. 4.1.  Fabrication process for realizing Cr/TaOx/Al RRAM with three mask layers.  Two 
experimental splits were incorporated in this experiment, after the step of TaOx deposition. 
 
Bottom electrode (Al) deposition
Switching layer (TaOx) deposition and patterning
Batch 1: Unannealed
Batch 2: Forming gas anneal at 350°C 20 min.  
Isolation layer (SiO2) formation




Fig. 4.2.  (a) Schematic showing a Cr/TaOx/Al RRAM formed on SiO2/Si substrate.  (b) Cross-
sectional Transmission Electron Microscopy image showing the Cr/TaOx/Al stack.  The 7.5 nm 
thick TaOx is sandwiched between polycrystalline Cr and Al layers. 
 
Fig. 4.2 (a) shows a schematic of the fabricated device structure.  A cross-
sectional Transmission Electron Microscopy image of an unannealed device is shown in 
Fig. 4.2 (b).  The actual thickness of TaOx is found to be 7.5 nm. 
 
 
4.3 Results and Discussion 
4.3.1 Device Testing and Data Collection 
All electrical data were obtained using a semiconductor parameter analyzer in 
ambient condition.  In all measurements, the BE was grounded and all electrical signals 
were applied to the TE.  All statistical data were based on more than 20 devices. 
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Devices of various active areas were fabricated for studying the area-resistance 
relationship (e.g. in Fig. 4.6).  In all other plots in this work, electrical data were taken 
from devices with an active area of 100×100 m2 for consistency. 
The voltage at which the device switches from HRS to LRS is called Vset and the 
process is termed a set process.  Similarly, Vreset refers to the voltage at which device 
switches from LRS to HRS and the process is termed a reset process.  The forming 
process is the first set process done after a device is fabricated, and the voltage used is 
denoted as Vforming.  Vforming generally has a larger magnitude than the Vset values.  Ron and 
Roff denote the device resistance at LRS and HRS, respectively. 
 
4.3.2 Current-Voltage Characteristics 
 
Fig. 4.3.  I-V characteristics of Cr/TaOx/Al RRAM devices without and with FGA after TaOx 




















Fig. 4.3 shows a typical bipolar I-V switching characteristics obtained using DC 
voltage sweep for both device splits.  A voltage sweep was performed and the sweep 
direction is 0  negative  0  positive  back to 0 V.  Compliance current (CC) was 
set at 1 mA to prevent hard breakdown of TaOx. 
All devices from both experimental splits showed high resistance as formed.  We 
noticed that the leakage current of as-fabricated device was lower than that in subsequent 
HRS (I-V characteristics of forming process not shown here).  Also, |Vforming| is larger 
than subsequent |Vset|.  Hence, a forming step was needed for both unannealed and 
annealed devices. 
As shown in Fig. 4.3, the magnitudes of Vset and Vreset of annealed devices are 
smaller than that of unannealed devices.  Detailed discussion on the difference will be 
done in a later Section. 
 
4.3.3 Study of Conduction Mechanism 
To investigate the conduction mechanism in both LRS and HRS, another DC 
voltage sweep measurement was done without setting the compliance current in the set 
process on a new set of devices.  The data of I-V characteristics of both LRS and HRS are 
plotted in logarithmic scale in Fig. 4.4, and the slopes at different portions of the graph 





Fig. 4.4.  I-V characteristics of both unannealed and annealed devices in logarithmic scale.   The 
compliance current setting is removed in the set process to study the slopes of I-V curves. 
 
In the LRS, the curve shows a linear relationship behavior for both device types. 
The unity slope indicates that Ohmic conduction is the dominant mechanism.  This is 
believed to be due to the formation of conducting filament(s) during the set process, and 
is a typical phenomenon for bipolar RRAM [4.19].  The conductivity of the filament is 
much higher than the surrounding dielectric, thus electrical conduction is dominated by 























Fig. 4.5.  Relationship between resistance and temperature for both unannealed and annealed 
RRAM devices at LRS.  Reading was done at 0.2 V.  Each data point represents the average of 
five experimental data collected at that temperature. 
 
The resistance-temperature relationship was analyzed to provide more 
information on the nature of conduction at LRS.  As shown in Fig. 4.5, for both 
unannealed and annealed devices, resistance increases with increasing temperature, 
which is a typical metallic behavior.  The equation governing this phenomenon is given 
by 
  00 1 TTRR   ,   (4.1) 
where R0 is the resistance at temperature T0, and  is the temperature coefficient of 
resistance of the conduction material [4.20].  In this case, T0 is the room temperature 
(about 25°C).  According to equation 4.1, the calculated temperature coefficients of 




















resistance are 1.7×10-4 K-1 and 4.5×10-4 K-1 for unannealed and annealed devices, 
respectively.  These values are about one order of magnitude below that of a typical metal.  
This weak positive correlation indicates a weak metallic conduction at LRS for both 
unannealed and annealed devices.  Similar results are reported in Ref. 4.20. 
At HRS, for both unannealed and annealed devices, the charge transport 
behaviors consist of three regions: linear relationship (Ohmic conduction) region (I  V), 
transition region and quadratic relationship region (I  V2).  The Ohmic region is 
observed in the low bias regime (< 0.3 V), and then gradually transits to the quadratic 
relationship region as the bias increases (> 0.6 V).  The region where the relation changes 
from linear to quadratic is the transition region.  When the applied voltage reaches Vset, 
there is an abrupt increase of current and the device switches from HRS to LRS, 
completing the set process instantaneously.  After the set process, there is another region 
showing linear relationship (I  V). 
Such change of the slope of I-V is similar but different from that of a typical trap-
related space charge limited conduction (SCLC).  In SCLC, the quadratic relationship is 
maintained after the sharp increase of current [4.20], [4.21].  Therefore, traps in the 
dielectric layer are unlikely to be the dominant component of the filament.  The real 
conduction mechanism at HRS is not fully understood yet and more experiments are 





4.3.4 Study of Switching Mechanism 
To investigate the switching mechanism, the relationship between active area and 
resistance at LRS was studied for both unannealed and annealed devices and shown in 
Fig. 4.6.  Both unannealed and annealed devices with two different active areas (100×100 
m2 to 20×20 m2) were switched to LRS, and their resistance values were measured at 
read voltage of 0.2 V.  Although the ratio of active area is 25, that of Ron is 1.5 and 0.7 
(median value) for unannealed and annealed devices, respectively.  This reveals that the 
Ron values are relatively independent of active area and it is a typical feature for filament 
type switching.  Thus, the switching is likely to be a local phenomenon and is of the 
filament type [4.22]. 
 
 
Fig. 4.6.  LRS resistances of both unannealed and annealed Cr/TaOx/Al RRAM devices.  50 
devices were measured.  Ron values are tightly distributed for the four types of devices. 





















4.3.5 Proposed Switching Process 
Fig. 4.7 illustrates the possible filamentary switching process.  In this work, 
because the TaOx layer was formed by sputtering a composite Ta2O5 target on top of Al 
BE, the oxygen vacancy concentration in the dielectric layer after deposition is low.  The 
amount of vacancies is believed to increase during the subsequent processing, as Al is 
able to reduce oxygen concentration in TaOx by forming a thin layer of AlOy [4.23].  
However, as all subsequent processes involve low thermal budget, the reduction is not 
very significant and the oxygen vacancy concentration should still be low in the as-
deposited state [4.23].  Therefore, the as-fabricated device is supposed to be at HRS, 
consistent with our experimental observations.   
 
 

















Fig. 4.8.  Comparison of Vforming and subsequent Vset, showing the forming process.  FGA reduces 
|Vforming|, |Vset |, and |Vreset |. 
 
In the forming process, as the applied voltage approaches Vforming, a conducting 
filament is gradually formed until it connects the BE and the TE, and the device switches 
to LRS.  The filament is possibly made up of oxygen vacancies, cations from the active 
electrode, or both.  In the reset process, part of the filament is ruptured, causing switching 
to HRS. 
In subsequent set processes, only the ruptured portion needs to be reconnected.  
As less energy is involved, Vset is typically smaller than Vforming in magnitude, as observed 
in Fig. 4.8.  After that, the device can switch between HRS and LRS by going through the 
reset and set process, respectively.  40 data points were collected and plotted in Fig. 4.8.  
Comparing the median value of Vforming and Vset, it is observed that the magnitude of Vset 
is 1 V and 1.05 V smaller than Vforming for unannealed and annealed devices, respectively.  























This supports the hypothesis that only part of the filament is ruptured.  It is noticed that a 
very thin AlOy layer (about 1.5 nm) was formed between the BE and the switching layer 
for both unannealed and annealed devices (not shown here) and further study is needed 
and being carried out to locate the exact location of rupture and reconnection [4.24]. 
 
4.3.6 Effect of Forming Gas Anneal 
The FGA anneal process was done at atmospheric pressure at a temperature of 
350°C for 20 minutes.  Forming gas comprising H2:N2 with a ratio of 1:15 was used.  The 
reducing ambient drives out oxygen from the device.  FGA could create oxygen 
vacancies and reduce resistivity of switching layer [4.25].  In this work, FGA plays a key 
role in the switching process by introducing more oxygen vacancies in the TaOx.  Two 
differences are observed as we compare the electrical characteristics for unannealed and 
annealed devices. 
One effect of FGA is that it reduces the magnitude of Vforming, Vset and Vreset, as 
shown in Fig. 4.8.  The magnitudes of Vforming, Vset, and Vreset  are reduced by 19% (from -
2.87 V to -2.33 V), 32% (from -1.87 V to -1.28 V) and 41% (from 1.42 V to 0.84 V), 
respectively, as compared with unannealed devices.  A low operating voltage is desired 
because it enables usage in mobile applications where the supply voltage Vdd is low. 
Smaller |Vset| and |Vforming| suggest that filament is more easily formed.  This could 
be due to the creation of more oxygen vacancies by FGA.  It is believed that oxygen 
vacancies constitute a significant portion of the conducting filament for TaOx-based 
RRAM devices.  Therefore, according to our explanation at the beginning of this Section, 
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as FGA produces more oxygen vacancies, it facilitates the formation of conduction 
filament, leading to a reduction of |Vset| and |Vforming|. 
The reduction of |Vreset| is less straight forward.  As discussed in Chapter 1, 
RRAM can be classified into three categories: electrochemical metallization mechanism 
(ECM) process, valence change mechanism (VCM) process and thermochemical 
mechanism (TCM) process [4.26].  TCM is associated with unipolar RRAM, and since 
our device is a bipolar one, it does not belong to this category.  Therefore our device 
involves ECM or VCM processes, or both.  ECM and VCM is differentiated by the 
nature of moving species during switching (metallic ions or oxygen vacancies), which is 
difficult to determine currently and further investigation is needed. 
Since both metallic ions and oxygen vacancies are charged species, their 
movement is controlled by electric field.  In reset process, rupture of filament is related to 
the movement of charged species.  The observed reduction in |Vreset| suggests that such 
movement becomes easier after FGA.  This can also be explained from the effect of FGA, 
which generates more oxygen vacancies inside the switching layer, causing the switching 
layer to contain fewer particles.  Therefore metallic ions or oxygen vacancies may 




Fig. 4.9.  Uniformity of Ron and Roff of both unannealed and annealed devices.  Ron has a better 
uniformity than Roff.  This trend is observed in most RRAM devices. 
 
Another effect of FGA is that it led to the reduction in resistance.  Fig. 4.9 plots 
the distribution of Ron and Roff.  Since FGA is done in a reducing ambient, it may reduce 
the Ta2O5 or AlOy layer, or both.  When the AlOy layer is reduced, oxygen from Ta2O5 is 
likely to bond with Al to form AlOy again, just like how AlOy was first formed during the 
fabrication process.  In addition, since Al is a better oxygen getter than Ta, the reduction 
of AlOy should be less significant as compared to that of Ta2O5.  It is therefore assumed 
that only the reduction of Ta2O5 is significant.  After the FGA, a small portion of Ta2O5 is 
reduced to TaO2.  The redox reaction in TaOx layer can be expressed as 
  2eOTaO2TaO 5222 .  (4.2) 





















FGA drives out oxygen, and causes the reaction in (4.2) to be predominantly from 
right to left.  The concentration of TaO2 thus increases.  Since the resistivity of TaO2 is 
lower than that of Ta2O5 [4.7], the overall resistance decreases.  This causes the annealed 
devices to have a lower resistance.  In Fig. 4.9, we observe that resistance of the device is 
decreased in both states after FGA.  Reviewing Fig. 4.3, the annealed device shows 
higher current at the same read voltage, which is another piece of evidence showing the 
decrease of resistance after FGA.  Thus, FGA causes the drop in resistance of both Ron 
and Roff. 
The typical problem of poor resistance uniformity in HRS is improved after FGA 
as shown in Fig. 4.9.  Uniformity of Roff was significantly improved for the group of 
annealed devices.  Although the median value of Roff is reduced by one order of 
magnitude after FGA, the value of R ratio (~104) is still large enough for memory 
application. 
 
4.3.7 Retention Property 
The retention characteristics of both unannealed and annealed devices were 
measured at high temperature (120°C) with a read voltage of 0.2 V.  The retention 
properties for both experimental splits are shown in Fig. 4.10.  Ron and Roff are both stable 
for more than 2×105 s at 120°C, and 10 years retention can be extrapolated.  It is observed 
that while the resistance in LRS is relatively stable over time, the resistance in HRS 





Fig. 4.10.  Retention property of both unannealed and annealed devices.  10-year retention can be 
extrapolated.  The HRS resistance degrades over time and approaches the LRS resistance value. 
 
 
4.4 Summary and Future Work 
We have successfully demonstrated a novel, high-yield Cr/TaOx/Al RRAM which 
is based on bipolar switching.  It is believed to work via filament type switching.  The 
devices have small magnitude of Vset and Vreset, large off/on resistance ratio of about 104, 
and 10 year retention can be extrapolated at elevated temperature.  The devices with FGA 
treatment show superior performance over unannealed devices in terms of the magnitude 
of programming voltages and uniformity of HRS resistance.  This RRAM structure 
avoids the use of Pt electrode(s) and should be more integration-friendly.  Further 
investigation and analysis of the switching mechanism and the effects of FGA were also 
reported. 






















Although this novel RRAM structure solves the problems associated with Pt, 
further improvements are needed, such as reducing programming current, further 
improving the uniformity of Roff and so on.  FGA has positive effect on device 
performance, but only one annealing condition was used.  Therefore, the study of how 
different annealing conditions affect devices’ performance could be a possible direction 
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Conclusion and Future Work 
 
5.1 Conclusion 
 In this thesis, a detailed study of electrical characteristics was carried out on 
Pt/TaOx/Pt RRAM devices. A novel high performance Cr/TaOx/Al RRAM structure was 
fabricated and demonstrated good performance.  The major conclusions and contributions 
of this work are summarized as follows. 
 
5.1.1 Electrical Characteristics of Pt/TaOx/Pt RRAM Devices 
The Pt/TaOx/Pt RRAM devices show stable and repeatable bipolar switching and 
have off/on resistance ratio of at least 10.  The retention of the devices is good as the 
extrapolated retention time is more than 10 years.  The magnitude of both Vset and Vreset 
are as small as about 1 V.  The device-to-device uniformity of resistance and 
programming voltages are reasonably good.  The endurance of the fabricated device is 
only about 102 cycles and the reasons which may cause this problem have been discussed.  
A comparison with literature was done to confirm the good performance of TaOx-based 




5.1.2 Pulse Programming and Multilevel Capability of Pt/TaOx/Pt 
RRAM Devices 
 Results confirm that the Pt/TaOx/Pt RRAM devices can be programmed by pulses.  
The relationship between pulse amplitude and the minimum pulse width needed to set 
and reset the device fully is studied and results suggest exponential relationship.  Then 
the multilevel programming capability of Pt/TaOx/Pt RRAM is discussed, and is 
demonstrated by both DC voltage sweep and pulse method.  A novel pulse method is 
proposed and good performance is observed.  By using this novel pulse testing method, 
the number of resistance levels can be manipulated. 
This part completes the study of Pt/TaOx/Pt RRAM devices by providing the 
analysis of pulse characteristics of this RRAM.  Good performance is obtained from both 
DC and AC testing.  However problems such as etching difficulty and the poor adhesion 
problems of Pt make it unsuitable for process integration.  Therefore, work was done to 
solve the problems by replacing Pt with other materials which can be dry-etched and are 
hence easy for integration. 
 
5.1.3 Novel Bipolar TaOx-based Resistive Random Access Memory 
In Chapter 4, a novel, high-yield and high performance Cr/TaOx/Al RRAM which 
is based on bipolar switching is successfully demonstrated.  This RRAM structure avoids 
the use of Pt electrode(s) and solves the problems of Pt/TaOx/Pt RRAM.  The devices 
have small magnitudes of Vset and Vreset, large off/on resistance ratio and 10 year retention 
can be extrapolated at elevated temperature.  The devices with forming gas anneal 
 102 
 
treatment show superior performance over unannealed devices in terms of the magnitude 
of programming voltages and uniformity of HRS resistance.  Reduction of magnitude of 
programming voltage is believed to be due to increased concentration of oxygen 
vacancies, an effect caused by forming gas anneal. 
 
 
5.2 Future Work 
 This thesis explored and studied the Pt/TaOx/Pt RRAM, and a novel Cr/TaOx/Al 
RRAM structure was made.  However, some future work in this area is open for 
investigation and discussion. 
 Integration of RRAM.  For example, integrate Cr/TaOx/Al RRAM devices 
with selectors, such as MOSFET. 
 Fabricate RRAM devices in array structure, or even 3D structures. 
 Triple layer structure, including one layer as filament confinement, one layer 
as oxygen reservoir and supplier layer, and one layer as switching layer. 
 The role of oxygen vacancies and how its concentration affects the 
performance. 
 Build self-rectifying TaOx-based RRAM devices by forming appropriate 




A: Publication List 
[1] Wenjuan Wu, Xin Tong, Rong Zhao, Luping Shi, Hongxin Yang, and Yee-Chia Yeo, 
“Novel bipolar TaOx-based resistive random access memory,” 2011 11th Annual 
Non-Volatile Memory Technology Symposium (NVMTS), pp. 1-5, 2011. 
[2] Xin Tong, Wenjuan Wu, Zhe Liu, Xuan Anh Tran, Hong Yu Yu, and Yee-Chia Yeo, 
“Switching model of TaOx-based non-polar resistance random access memory,” 
Extended Abstracts of the 2012 International Conference on Solid State Devices and 
Materials, pp. 614-615, 2012. 
[3] Xin Tong, Wenjuan Wu, Zhe Liu, Xuan Anh Tran, Hong Yu Yu, and Yee-Chia Yeo, 
“Switching model of TaOx-based non-polar resistance random access memory,” 













Best Student Award, IEEE 11th Non-Volatile Memory Technology Symposium, Shanghai, 
China, 7-9 Nov 2011. 
